blob: 7f4155f62fcfada3dcc203b5ce0a2082331f7c82 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE pkgmetadata SYSTEM "http://www.gentoo.org/dtd/metadata.dtd">
<pkgmetadata>
<maintainer>
<email>sci-electronics@gentoo.org</email>
<name>Gentoo Electronics Project</name>
</maintainer>
<longdescription>
This program is a simple implementation of a Verilog simulator. VBS tries to
implement all of the Verilog behavioral constructs that are synthesizable, but
still allow complex test vectors for simulation.
</longdescription>
</pkgmetadata>
|
GitWeb
