aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat (limited to 'sys-kernel/armv8multi-sources/files/4.13/0001-ARM64-dts-marvell-armada37xx-Enable-memory-mapped-GI.patch')
-rw-r--r--sys-kernel/armv8multi-sources/files/4.13/0001-ARM64-dts-marvell-armada37xx-Enable-memory-mapped-GI.patch38
1 files changed, 38 insertions, 0 deletions
diff --git a/sys-kernel/armv8multi-sources/files/4.13/0001-ARM64-dts-marvell-armada37xx-Enable-memory-mapped-GI.patch b/sys-kernel/armv8multi-sources/files/4.13/0001-ARM64-dts-marvell-armada37xx-Enable-memory-mapped-GI.patch
new file mode 100644
index 0000000..aa9701a
--- /dev/null
+++ b/sys-kernel/armv8multi-sources/files/4.13/0001-ARM64-dts-marvell-armada37xx-Enable-memory-mapped-GI.patch
@@ -0,0 +1,38 @@
+From 9ef83a8e9378efd238cca648afe1ab91ba10e450 Mon Sep 17 00:00:00 2001
+From: Marc Zyngier <Marc.Zyngier@arm.com>
+Date: Sat, 1 Jul 2017 15:16:35 +0100
+Subject: [PATCH 01/14] ARM64: dts: marvell: armada37xx: Enable memory-mapped
+ GIC CPU interface
+
+The Cortex-A53s that power the Armada-37xx SoCs are equipped with
+a GIC CPU interface that gets enabled when coupled with a GICv3
+interrupt controller, such as the GIC-500 on the this SoC.
+
+Advertise the MMIO ranges provided by the CPUs, which enables
+(among other things) GICv2 guests to run under a hypervisor such
+as KVM.
+
+Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
+---
+ arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 5 ++++-
+ 1 file changed, 4 insertions(+), 1 deletion(-)
+
+diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
+index a92ac63addf0..b6f1e7a5e5ec 100644
+--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
++++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
+@@ -322,7 +322,10 @@
+ #interrupt-cells = <3>;
+ interrupt-controller;
+ reg = <0x1d00000 0x10000>, /* GICD */
+- <0x1d40000 0x40000>; /* GICR */
++ <0x1d40000 0x40000>, /* GICR */
++ <0x1d80000 0x2000>, /* GICC */
++ <0x1d90000 0x2000>, /* GICH */
++ <0x1da0000 0x20000>; /* GICV */
+ interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+ };
+ };
+--
+2.15.0
+